WHAT IS CLAIMED IS:

A substrate comprising:

pads which are provided on the surface of said

3 substrate; and

4 surfactlayers which are kept to the ground potential

5 and cover the surface of said substrate except said pads and

6 their peripheral.

1 2. The substrate as claimed in claim 1, wherein said surface 2 layers includes a top main surface and a bottom main surface.

3. The substrate as claimed in claim 2, further comprising:

conductive element which electronically connects said

top main surface and said bottom main surface.

The substrate as claimed in claim, further comprising:
vias which electronically connects said top main surface

3 and said bottom main surface.

1 **3**/5. The substrate as claimed in claim **4**, wherein said vias are provided on the side portion of said substrate.

 \mathfrak{H} 1 \mathfrak{H} . The substrate as claimed in claim \mathfrak{L} , wherein said surface

2 layers further includes a side layer which electronically

connects said top main surface and said bottom main surface.

1 67. The substrate as claimed in claim 1, wherein said surface

2 layers includes six surface layers.

The substrate as claimed in claim 1, further comprising a signal layer which is provided between said top main surface and said bottom main surface, and has a pattern which is connected to at least one of said pads.

The substrate as claimed in claim 1, wherein an interval between said pad and said surface layer is defined to prevent said pad form short-circuiting.

10. A substrate comprising:

6

3

a part of circuit which is provided on the surface of said substrate; and

a surface layers which are kept to the ground potential and cover the surface of said substrate except said part of circuit and its peripheral.

1 11. The substrate as claimed in claim 1, wherein said surface

2 layers includes a top main surface and a bottom main surface.

1 12. The substrate as claimed in claim 2, further comprising:

2 a conductive element which electronically connects said

top main surface and said bottom main surface.

1 13. The substrate as claimed in claim 2, further comprising:

2 vias which electronically connects said top main surface

3 and said bottom main surface.

12

1 14. The substrate as claimed in claim 4, wherein said vias 2 are provided on the side portion of said substrate.

Cr. d₁

]

15. The substrate as claimed in claim 2, wherein said surface layers further includes a side layer which electronically connects said top main surface and said bottom main surface.

1 16. The substrate as claimed in claim 1, wherein said surface

2 layers includes six surface layers.

1 17. The substrate as claimed in claim 1, further comprising

2 a signal layer which is provided between said top main surface

and said bottom main surface, and has a pattern which is

connected to said part of circuit.

1 18. The substrate as claimed in claim 1, wherein an interval

2 between said part of circuit and said surface layer is defined

3 to prevent said part of circuit form short-circuiting.